



Features:

- ❖ Supports 25Gbps data rate
- ❖ 70m on OM3 MMF and 100m on OM4 MMF
- ❖ 850nm VCSEL laser and PIN photo-detector
- ❖ Inter CDR on both Transmitter and Receiver channel
- ❖ Duplex LC receptacle
- ❖ Single 3.3V power supply
- ❖ Power dissipation < 1W
- ❖ DDM functions are available via the I2C interface
- ❖ RoHS-6 compliant
- ❖ Commercial case temperature range: 0°C to 70°C

Applications:

- ❖ 25GBASE-SR Ethernet

Part Number Ordering Information

GZS2X-C01	SFP28 25Gbs 100m Tx850nm LC DDM
-----------	---------------------------------

Description:

The SFP28 SR is a single-Channel, Pluggable, Fiber-Optic SFP28 for 25 Gigabit Ethernet and Infiniband EDR Applications.

It is a high performance module for short-range data communication and interconnects applications which operate at 25.78125 Gbps up to 70 m using OM3 fiber or 100 m using OM4 fiber.

This module is designed to operate over multimode fiber systems using a nominal wavelength of 850nm.


The electrical interface uses a 20 contact edge type connector. The optical interface uses duplex LC receptacle.

This module incorporates proven circuit and VCSEL technology to provide reliable long life, high performance, and consistent service.

Absolute Maximum:

Parameter	Symbol	Min	Max	Unit
Supply Voltage	Vcc	0	3.6	V
Storage Temperature	Ts	-40	+85	°C
Operating Humidity	-	5	85	%

Block Diagram:



Recommended Operating:

Parameter		Symbol	Min	Typical	Max	Unit
Operating Case Temperature	Commercial	Tc	0		+70	°C
Power Supply Voltage		Vcc	3.13	3.3	3.47	V
Power Supply Current		Icc			300	mA
Fiber Length on 50/125μm high-bandwidth (OM3) MMF					70	m
Fiber Length on 50/125μm high-bandwidth (OM4) MMF					100	m

Optical and Electrical:

Parameter		Symbol	Min	Typical	Max	Unit	Notes
Transmitter							
Data rate		BR		25.78		Gbps	
Centre Wavelength		λ_c	840	850	860	nm	
Spectral Width (-20dB)		σ			0.6	nm	
Average Output Power		Pavg	-8.4		2.4	dBm	
Optical Power OMA		P _{OMA}	-6.4		3	dBm	
Extinction Ratio		ER	2			dB	
Differential data input swing		V _{IN,PP}	40		1000	mV	
Input Differential Impedance		Z _{IN}	90	100	110	Ω	
TX Disable	Disable		2.0		Vcc	V	
	Enable		0		0.8	V	
TX Fault	Fault		2.0		Vcc	V	
	Normal		0		0.8	V	
Receiver							

Data rate	BR		25.78		Gbps	
Centre Wavelength	λ_c	840	850	860	nm	
Receiver Sensitivity (OMA)	Psens	-	-	-10	dBm	
Stressed Sensitivity (OMA)		-	-	-5.2	dBm	
Receiver Power (OMA)				3	dBm	
LOS De-Assert	LOS _D			-13	dBm	
LOS Assert	LOS _A	-30			dBm	
LOS Hysteresis		0.5			dB	
Differential data output swing	V _{out,pp}	500		1130	mV	
LOS	High	2.0		V _{cc}	V	
	Low			0.8	V	

Timing and Electrical:

Parameter	Symbol	Min.	Max.	Unit	Conditions
Tx_Disable assert time	t _{off}		100	μs	Rising edge of Tx_Disable to fall of output signal below 10% of nominal
Tx_Disable negate time	t _{on}		2	ms	Falling edge of Tx_Disable to rise of output signal above 90% of nominal. This only applies in normal operation, not during start up or fault recovery.
Time to initialize 2-wire interface	t _{2w_start_up}		300	ms	From power on or hot plug after the supply meeting Table 8.
Time to initialize	t _{start_up}		300	ms	From power supplies meeting Table 8 or hot plug or Tx disable negated during power up, or Tx_Fault recovery, until non-cooled power level I part (or non-cooled power level II part already enabled at power level II for Tx_Fault recovery) is fully operational.
Time to initialize cooled module and time to power up a cooled module to Power Level II	t _{start_up_cooled}		90	s	From power supplies meeting Table 8 or hot plug, or Tx disable negated during power up or Tx_Fault recovery, until cooled power level I part (or cooled power level II part during fault recovery) is fully operational. Also, from stop bit low-to-high SDA transition enabling Power Level II until cooled module is fully operational
Time to Power Up to Level II	t _{power_level2}		300	ms	From stop bit low-to-high SDA transition enabling power level II until non-cooled module is fully operational
Time to Power Down from Level II	t _{power_down}		300	ms	From stop bit low-to-high SDA transition disabling power level II until module is within power level I requirements
Tx_Fault assert	Tx_Fault _{on}		1	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault assert for cooled module	Tx_Fault _{on_cooled}		50	ms	From occurrence of fault to assertion of Tx_Fault
Tx_Fault Reset	t _{reset}	10		μs	Time Tx_Disable must be held high to reset Tx_Fault
RS0, RS1 rate select timing for FC	t _{RS0_FC} , t _{RS1_FC}		500	μs	From assertion till stable output
RS0, RS1 rate select timing non FC	t _{RS0} , t _{RS1}		24	ms	From assertion till stable output
Rx_LOS assert delay	t _{los_on}		100	μs	From occurrence of loss of signal to assertion of Rx_LOS
Rx_LOS negate delay	t _{los_off}		100	μs	From occurrence of presence of signal to negation of Rx_LOS

Shenzhen GZ Communication Co., Ltd.

Diagnostics:

Parameter	Range	Unit	Accuracy	Calibration
Temperature	0 to +70	°C	±3°C	Internal / External
Voltage	3.0 to 3.6	V	±3%	Internal / External
Bias Current	0 to 20	mA	±10%	Internal / External
TX Power	-8 to 3	dBm	±3dB	Internal / External
RX Power	-14 to 0	dBm	±3dB	Internal / External


Digital Diagnostic :

The transceivers provide serial ID memory contents and diagnostic information about the present operating conditions by the 2-wireserial interface (SCL, SDA).


The diagnostic information with internal calibration or external calibration all are implemented, including received power monitoring, transmitted power monitoring, bias current monitoring, supply voltage monitoring and temperature monitoring.

The digital diagnostic memory map specific data field defines as following.



2 wire address 1010000X (A0h)



2 wire address 1010001X (A2h)



Pin Definitions:




Pin Descriptions:

PIN	Logic	Symbol	Name / Description	Note
1		VeeT	Module Transmitter Ground	1
2	LVTTL-O	TX_Fault	Module Transmitter Fault	2
3	LVTTL-I	TX_Dis	Transmitter Disable; Turns off transmitter laser output	
4	LVTTL-I/O	SDA	2-Wire Serial Interface Data Line	2
5	LVTTL-I	SCL	2-Wire Serial Interface Clock	2
6		MOD_ABS	Module Definition, Grounded in the module	
7	LVTTL-I	RS0	Receiver Rate Select	
8	LVTTL-O	RX_LOS	Receiver Loss of Signal Indication Active LOW	
9	LVTTL-I	RS1	Transmitter Rate Select (not used)	
10		VeeR	Module Receiver Ground	1
11		VeeR	Module Receiver Ground	1
12	CML-O	RD-	Receiver Inverted Data Output	
13	CML-O	RD+	Receiver Data Output	
14		VeeR	Module Receiver Ground	1
15		VccR	Module Receiver 3.3 V Supply	
16		VccT	Module Receiver 3.3 V Supply	
17		VeeT	Module Transmitter Ground	1
18	CML-I	TD+	Transmitter Non-Inverted Data Input	
19	CML-I	TD-	Transmitter Inverted Data Input	
20		VeeT	Module Transmitter Ground	1


Notes:

1. Module ground pins GND are isolated from the module case.
2. It should be pulled up with 4.7K-10Kohms to a voltage between 3.15V and 3.45V on the host board.

Recommended Interface:



Mechanical Dimensions:



GZCOM reserves the right to make changes to the products or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such products or information.

Published by Shenzhen GZ Communication Co., Ltd.

Copyright ©GZCOM

All Rights Reserved